Skip to main content

3DIC Compiler

Synopsys, TSMC Expand A14, CoWoS and Agentic AI Chip Design Tools

Image
Synopsys, TSMC Expand A14, CoWoS and Agentic AI Chip Design Tools

Sunnyvale, Calif. – September 23, 2026 -- Synopsys (Nasdaq: SNPS) has certified its EDA flows on TSMC's A14 process node and expanded a multi-die design collaboration covering agentic AI workflows, integrated voltage regulators on CoWoS® packaging, and co-packaged optics support for TSMC's COUPETM technology.

A14 certification covers digital and analog flows for next-generation chip designs

Synopsys said its certified flows now span implementation through signoff on TSMC's A14 node, including a new device routing enablement milestone for analog place-and-route automation. The companies frame the milestone as critical to speeding customer adoption of advanced process technology for AI and HPC applications.